View AT89S52_1214260.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* * * * * * * * * * *
Compatible with MCS-51TM Products 8K Bytes of In-System Reprogrammable Flash Memory Endurance: 1,000 Write/Erase Cycles Fully Static Operation: 0 Hz to 24 MHz Three-level Program Memory Lock 256 x 8-bit Internal RAM 32 Programmable I/O Lines Three 16-bit Timer/Counters Eight Interrupt Sources Programmable Serial Channel Low-power Idle and Power-down Modes
Description
The AT89C52 is a low-power, high-performance CMOS 8-bit microcomputer with 8K bytes of Flash programmable and erasable read only memory (PEROM). The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 and 80C52 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89C52 is a powerful microcomputer which provides a highly-flexible and cost-effective solution to many embedded control applications.
8-bit Microcontroller with 8K Bytes Flash AT89C52
Not Recommended for New Designs. Use AT89S52.
Pin Configurations
PQFP/TQFP
P1.4 P1.3 P1.2 P1.1 (T2 EX) P1.0 (T2) NC VCC P0.0 (AD0) P0.1 (AD1) P0.2 (AD2) P0.3 (AD3) (T2) P1.0 (T2 EX) P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 RST (RXD) P3.0 (TXD) P3.1 (INT0) P3.2 (INT1) P3.3 (T0) P3.4 (T1) P3.5 (WR) P3.6 (RD) P3.7 XTAL2 XTAL1 GND
PDIP
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 VCC P0.0 (AD0) P0.1 (AD1) P0.2 (AD2) P0.3 (AD3) P0.4 (AD4) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) EA/VPP ALE/PROG PSEN P2.7 (A15) P2.6 (A14) P2.5 (A13) P2.4 (A12) P2.3 (A11) P2.2 (A10) P2.1 (A9) P2.0 (A8)
44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 12 13 14 15 16 17 18 19 20 21 22
P1.5 P1.6 P1.7 RST (RXD) P3.0 NC (TXD) P3.1 (INT0) P3.2 (INT1) P3.3 (T0) P3.4 iT1) P3.5
1 2 3 4 5 6 7 8 9 10 11
P0.4 (AD4) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) EA/VPP NC ALE/PROG PSEN P2.7 (A15) P2.6 (A14) P2.5 (A13)
(WR) P3.6 (RD) P3.7 XTAL2 XTAL1 GND NC (A8) P2.0 (A9) P2.1 (A10) P2.2 (A11) P2.3 (A12) P2.4
PLCC
P1.4 P1.3 P1.2 P1.1 (T2 EX) P1.0 (T2) NC VCC P0.0 (AD0) P0.1 (AD1) P0.2 (AD2) P0.3 (AD3) (WR) P3.6 (RD) P3.7 XTAL 2 XTAL1 GND NC (A8) P2.0 (A9) P2.1 (A10) P2.2 (A11) P2.3 (A12) P2.4 18 19 20 21 22 23 24 25 26 27 28 P1.5 P1.6 P1.7 RST (RXD) P3.0 NC (TXD) P3.1 (INT0) P3.2 (INT1) P3.3 (T0) P3.4 (T1) P3.5 7 8 9 10 11 12 13 14 15 16 17 6 5 4 3 2 1 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 P0.4 (AD4) P0.5 (AD5) P0.6 (AD6) P0.7 (AD7) EA/VPP NC ALE/PROG PSEN P2.7 (A15) P2.6 (A14) P2.5 (A13)
Rev. 0313H-02/00
1
Block Diagram
P0.0 - P0.7 P2.0 - P2.7
VCC PORT 0 DRIVERS GND PORT 2 DRIVERS
RAM ADDR. REGISTER
RAM
PORT 0 LATCH
PORT 2 LATCH
QUICK FLASH
B REGISTER
ACC
STACK POINTER
PROGRAM ADDRESS REGISTER
TMP2
TMP1
BUFFER
ALU INTERRUPT, SERIAL PORT, AND TIMER BLOCKS
PC INCREMENTER
PSW
PROGRAM COUNTER
PSEN ALE/PROG EA / VPP RST PORT 1 LATCH PORT 3 LATCH TIMING AND CONTROL INSTRUCTION REGISTER DPTR
OSC PORT 1 DRIVERS PORT 3 DRIVERS
P1.0 - P1.7
P3.0 - P3.7
2
AT89C52
AT89C52
The AT89C52 provides the following standard features: 8K bytes of Flash, 256 bytes of RAM, 32 I/O lines, three 16-bit timer/counters, a six-vector two-level interrupt architecture, a full-duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89C52 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next hardware reset. Port 2 Port 2 is an 8-bit bi-directional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (IIL) because of the internal pullups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register. Port 2 also receives the high-order address bits and some control signals during Flash programming and verification. Port 3 Port 3 is an 8-bit bi-directional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL) because of the pullups. Port 3 also serves the functions of various special features of the AT89C51, as shown in the following table. Port 3 also receives some control signals for Flash programming and verification.
Port Pin P3.0 P3.1 P3.2 P3.3 P3.4 P3.5 P3.6 P3.7 Alternate Functions RXD (serial input port) TXD (serial output port) INT0 (external interrupt 0) INT1 (external interrupt 1) T0 (timer 0 external input) T1 (timer 1 external input) WR (external data memory write strobe) RD (external data memory read strobe)
Pin Description
VCC Supply voltage. GND Ground. Port 0 Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as highimpedance inputs. Port 0 can also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode, P0 has internal pullups. Port 0 also receives the code bytes during Flash programmi ng an d ou tpu ts the c o de b y tes du r in g pr o gr a m verification. External pullups are required during program verification. Port 1 Port 1 is an 8-bit bi-directional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (IIL) because of the internal pullups. In addition, P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively, as shown in the following table. Port 1 also receives the low-order address bytes during Flash programming and verification.
Port Pin P1.0 P1.1 Alternate Functions T2 (external count input to Timer/Counter 2), clock-out T2EX (Timer/Counter 2 capture/reload trigger and direction control)
RST Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. ALE/PROG Address Latch Enable is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external
3
timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory. If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode. PSEN Program Store Enable is the read strobe to external program memory. When the AT89C52 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. Table 1. AT89C52 SFR Map and Reset Values
0F8H B 00000000
EA/VPP External Access Enable. EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, EA will be internally latched on reset. EA should be strapped to V C C for internal program executions. This pin also receives the 12-volt programming enable voltage (V P P ) during Flash programming when 12-volt programming is selected. XTAL1 Input to the inverting oscillator amplifier and input to the internal clock operating circuit. XTAL2 Output from the inverting oscillator amplifier.
0FFH
0F0H
0F7H
0E8H ACC 00000000
0EFH
0E0H
0E7H
0D8H PSW 00000000 T2CON 00000000 T2MOD XXXXXX00 RCAP2L 00000000 RCAP2H 00000000 TL2 00000000 TH2 00000000
0DFH
0D0H
0D7H
0C8H
0CFH
0C0H IP XX000000 P3 11111111 IE 0X000000 P2 11111111 SCON 00000000 P1 11111111 TCON 00000000 P0 11111111 TMOD 00000000 SP 00000111 TL0 00000000 DPL 00000000 TL1 00000000 DPH 00000000 TH0 00000000 TH1 00000000 PCON 0XXX0000 SBUF XXXXXXXX
0C7H
0B8H
0BFH
0B0H
0B7H
0A8H
0AFH
0A0H
0A7H
98H
9FH
90H
97H
88H
8FH
80H
87H
4
AT89C52
AT89C52
Special Function Registers
A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1. Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect. User software should not write 1s to these unlisted locations, since they may be used in future products to invoke Table 2. T2CON - Timer/Counter 2 Control Registe
T2CON Address = 0C8H Bit Addressable Bit TF2 7 EXF2 6 RCLK 5 TCLK 4 EXEN2 3 TR2 2 C/T2 1 CP/RL2 0 Reset Value = 0000 0000B
new features. In that case, the reset or inactive values of the new bits will always be 0. Timer 2 Registers Control and status bits are contained in registers T2CON (shown in Table 2) and T2MOD (shown in Table 4) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16-bit capture mode or 16-bit auto-reload mode. Interrupt Registers The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the six interrupt sources in the IP register.r
Symbol TF2 EXF2
Function Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1. Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1). Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock. Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock. Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX. Start/Stop control for Timer 2. TR2 = 1 starts the timer. Timer or counter select for Timer 2. C/T2 = 0 for timer function. C/T2 = 1 for external event counter (falling edge triggered). Capture/Reload select. CP/RL2 = 1 causes captures to occur on negative transitions at T2EX if EXEN2 = 1. CP/RL2 = 0 causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.
RCLK TCLK EXEN2 TR2 C/T2 CP/RL2
Data Memory
The AT89C52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. That means the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space. When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions that use direct addressing access SFR space. For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).
MOV 0A0H, #data
5
Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).
MOV @R0, #data
Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.
Timer 0 and 1
Timer 0 and Timer 1 in the AT89C52 operate the same way as Timer 0 and Timer 1 in the AT89C51.
input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.
Capture Mode
In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 1.
Timer 2
Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit C/T2 in the SFR T2CON (shown in Table 2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 3. Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency. Table 3. Timer 2 Operating Modes
RCLK +TCLK 0 0 1 X CP/RL2 0 1 X X TR2 1 1 1 0 MODE 16-bit Auto-reload 16-bit Capture Baud Rate Generator (Off)
Auto-reload (Up or Down Counter)
Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 4). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.
In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external
6
AT89C52
AT89C52
Figure 1. Timer in Capture Mode
OSC /12 C/T2 = 0 TH2 CONTROL C/T2 = 1 T2 PIN TRANSITION DETECTOR T2EX PIN CONTROL EXEN2 EXF2 TR2 CAPTURE RCAP2H RCAP2L TIMER 2 INTERRUPT TL2 TF2 OVERFLOW
Figure 2 shows Timer 2 automatically counting up when DCEN = 0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in Timer in Capture ModeRCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled. Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 3. In this mode, the T2EX pin controls
the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively. A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers. The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.
7
Figure 2. Timer 2 Auto Reload Mode (DCEN = 0)
OSC /12 C/T2 = 0 TH2 CONTROL TR2 C/T2 = 1 T2 PIN RCAP2H RCAP2L TF2 TRANSITION DETECTOR T2EX PIN CONTROL EXEN2 EXF2 RELOAD TIMER 2 INTERRUPT TL2 OVERFLOW
Table 4. T2MOD - Timer 2 Mode Control Register
T2MOD Address = 0C9H Not Bit Addressable - Bit Symbol - T2OE DCEN 7 Function Not implemented, reserved for future Timer 2 Output Enable bit. When set, this bit allows Timer 2 to be configured as an up/down counter. - 6 - 5 - 4 - 3 - 2 T2OE 1 DCEN 0 Reset Value = XXXX XX00B
8
AT89C52
AT89C52
Figure 3. Timer 2 Auto Reload Mode (DCEN = 1)
(DOWN COUNTING RELOAD VALUE) 0FFH 0FFH TOGGLE EXF2
OSC
/12
OVERFLOW C/T2 = 0 TH2 CONTROL TR2 C/T2 = 1 TIMER 2 INTERRUPT RCAP2H RCAP2L (UP COUNTING RELOAD VALUE) COUNT DIRECTION 1=UP 0=DOWN TL2 TF2
T2 PIN
T2EX PIN
Figure 4. Timer 2 in Baud Rate Generator Mode
TIMER 1 OVERFLOW
/2
"0" NOTE: OSC. FREQ. IS DIVIDED BY 2, NOT 12 SMOD1 OSC "1"
/2
C/T2 = 0 "1" TH2 CONTROL TR2 C/T2 = 1 "1" "0" TCLK Tx CLOCK TL2 RCLK "0" Rx CLOCK
/ 16
T2 PIN RCAP2H RCAP2L TRANSITION DETECTOR T2EX PIN CONTROL EXEN2 EXF2 TIMER 2 INTERRUPT
/ 16
9
Baud Rate Generator
Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 4. The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software. The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.
Timer 2 Overflow Rate Modes 1 and 3 Baud Rates = ----------------------------------------------------------16
increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.
Modes 1 and 3 Oscillator Frequency -------------------------------------- = --------------------------------------------------------------------------------------------Baud Rate 32 x [ 65536 - (RCAP2H,RCAP2L) ]
where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer. Timer 2 as a baud rate generator is shown in Figure 4. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt. Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.
The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation (CP/T2 = 0). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it
Figure 5. Timer 2 in Clock-out Mode
/2 TL2 (8-BITS) TH2 (8-BITS)
OSC
TR2
RCAP2L C/T2 BIT
RCAP2H
P1.0 (T2)
/2
T2OE (T2MOD.1) TRANSITION DETECTOR P1.1 (T2EX)
EXF2
TIMER 2 INTERRUPT
EXEN2
10
AT89C52
AT89C52
Programmable Clock Out
A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 5. This pin, besides being a regular I/O pin, has two alter nate fu nctio ns. It can b e programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency. To configure the Timer/Counter 2 as a clock generator, bit C/T2 (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer. The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.
Oscillator Fequency Clock-Out Frequency = -----------------------------------------------------------------------------------------4 x [ 65536 - (RCAP2H,RCAP2L) ]
the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows. Table 5. Interrupt Enable (IE) Register
(MSB) EA - ET2 ES ET1 EX1 ET0 (LSB) EX0
Enable Bit = 1 enables the interrupt. Enable Bit = 0 disables the interrupt.
Symbol EA
Position IE.7
Function Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit. Reserved. Timer 2 interrupt enable bit. Serial Port interrupt enable bit. Timer 1 interrupt enable bit. External interrupt 1 enable bit. Timer 0 interrupt enable bit. External interrupt 0 enable bit.
In the clock-out mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.
- ET2 ES ET1 EX1
IE.6 IE.5 IE.4 IE.3 IE.2 IE.1 IE.0
UART
The UART in the AT89C52 operates the same way as the UART in the AT89C51.
ET0 EX0
Interrupts
The AT89C52 has a total of six interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 6. Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once. Note that Table shows that bit position IE.6 is unimplemented. In the A T89 C5 1, bit positi on IE.5 is als o unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products. Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software. The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However,
User software should never write 1s to unimplemented bits, because they may be used in future AT89 products.
Figure 6. Interrupt Sources
0 INT0 1 IE0
TF0
0 INT1 1 IE1
TF1 TI RI TF2 EXF2
11
Oscillator Characteristics
XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 7. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 8. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.
is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize. Figure 7. Oscillator Connections
C2 XTAL2
C1 XTAL1
Idle Mode
In idle mode, the CPU puts itself to sleep while all the onchip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset. Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.
GND
Note:
C1, C2 = 30 pF 10 pF for Crystals = 40 pF 10 pF for Ceramic Resonators
Figure 8. External Clock Drive Configuration
NC XTAL2
Power-down Mode
In the power-down mode, the oscillator is stopped, and the instruction that invokes power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power-down mode is terminated. The only exit from power-down is a hardware reset. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before VCC
EXTERNAL OSCILLATOR SIGNAL
XTAL1
GND
Status of External Pins During Idle and Powe-down Modes
Mode Idle Idle Power-down Power-down Program Memory Internal External Internal External ALE 1 1 0 0 PSEN 1 1 0 0 PORT0 Data Float Data Float PORT1 Data Data Data Data PORT2 Data Address Data Data PORT3 Data Data Data Data
12
AT89C52
AT89C52
Program Memory Lock Bits
The AT89C52 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.
Signature VPP = 12V (030H) = 1EH (031H) = 52H (032H) = FFH VPP = 5V (030H) = 1EH (031H) = 52H (032H) = 05H
Lock Bit Protection Modes
Program Lock Bits LB1 1 2 U P LB2 U U LB3 U U Protection Type No program lock features. MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled. Same as mode 2, but verify is also disabled. Same as mode 3, but external execution is also disabled.
The AT89C52 code memory array is programmed byte-bybyte in either programming mode. To program any nonblank byte in the on-chip Flash Memory, the entire memory must be erased using the Chip Erase Mode. Programming Algorithm Before programming the AT89C52, the address, data and control signals should be set up according to the Flash programming mode table and Figure 9 and Figure 10. To program the AT89C52, take the following steps. 1. Input the desired memory location on the address lines. 2. Input the appropriate data byte on the data lines. 3. Activate the correct combination of control signals. 4. Raise EA/VPP to 12V for the high-voltage programming mode. 5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 1.5 ms. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached. Data Polling The AT89C52 features Data Polling to indicate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on PO.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated. Ready/Busy The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.4 is pulled low after ALE goes high during programming to indicate BUSY. P3.4 is pulled high again when programming is done to indicate READY. Program Verify If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The lock bits cannot be verified directly. Verification of the lock bits is achieved by observing that their features are enabled. Chip Erase The entire Flash array is erased electrically by using the proper combination of control signals and by holding ALE/PROG low for 10 ms. The code array is written with all 1s. The chip erase operation must be executed before the code memory can be reprogrammed.
3 4
P P
P P
U P
When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of EA must agree with the current logic level at that pin in order for the device to function properly.
Programming the Flash
The AT89C52 is normally shipped with the on-chip Flash memory array in the erased state (that is, contents = FFH) and ready to be programmed. The programming interface accepts either a high-voltage (12-volt) or a low-voltage (V CC) program enable signal. The Low-voltage programming mode provides a convenient way to program the AT89C52 inside the user's system, while the high-voltage programming mode is compatible with conventional thirdparty Flash or EPROM programmers. The AT89C52 is shipped with either the high-voltage or low-voltage programming mode enabled. The respective top-side marking and device signature codes are listed in the following table.
VPP = 12V Top-side Mark AT89C52 xxxx yyww VPP = 5V AT89C52 xxxx - 5 yyww
13
Reading the Signature Bytes The signature bytes are read by the same procedure as a normal verification of locations 030H, 031H, and 032H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows. (030H) = 1EH indicates manufactured by Atmel (031H) = 52H indicates 89C52 (032H) = FFH indicates 12V programming (032H) = 05H indicates 5V programming
Programming Interface
Every code byte in the Flash array can be written, and the entire array can be erased, by using the appropriate combination of control signals. The write operation cycle is selftimed and once initiated, will automatically time itself to completion. All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.
Flash Programming Modes
Mode Write Code Data RST H PSEN L ALE/PROG EA/VPP H/12V P2.6 L P2.7 H P3.6 H P3.7 H
Read Code Data Write Lock Bit - 1
H H
L L
H
H H/12V
L H
L H
H H
H H
Bit - 2
H
L
H/12V
H
H
L
L
Bit - 3
H
L
H/12V
H
L
H
L
Chip Erase
H
L
(1)
H/12V
H
L
L
L
Read Signature Byte Note:
H
L
H
H
L
L
L
L
1. Chip Erase requires a 10 ms PROG pulse.
14
AT89C52
AT89C52
Figure 9. Programming the Flash Memory
+5V
Figure 10. Verifying the Flash Memory
+5V
AT87F52
A0 - A7 ADDR. OOOOH/1FFFH A8 - A12 P2.6 SEE FLASH PROGRAMMING MODES TABLE P2.7 P3.6 P3.7 XTAL2 EA VIH/VPP ALE PROG SEE FLASH PROGRAMMING MODES TABLE P1 P2.0 - P2.4 VCC P0 PGM DATA A0 - A7 ADDR. OOOOH/1FFFH A8 - A12 P1
AT87F52
VCC P0 PGM DATA (USE 10K PULLUPS)
P2.0 - P2.4 P2.6 P2.7 P3.6 P3.7 XTAL 2
ALE VIH EA
3-24 MHz
3-24 MHz
XTAL1 GND
RST PSEN
VIH
XTAL1 GND
RST PSEN
VIH
Flash Programming and Verification Characteristics
TA = 0C to 70C, VCC = 5.0 10%
Symbol VPP(1) IPP
(1)
Parameter Programming Enable Voltage Programming Enable Current Oscillator Frequency Address Setup to PROG Low Address Hold after PROG Data Setup to PROG Low Data Hold After PROG P2.7 (ENABLE) High to VPP VPP Setup to PROG Low
Min 11.5
Max 12.5 1.0
Units V mA MHz
1/tCLCL tAVGL tGHAX tDVGL tGHDX tEHSH tSHGL tGHSL
(1)
3 48tCLCL 48tCLCL 48tCLCL 48tCLCL 48tCLCL 10 10 1
24
s s 110 48tCLCL 48tCLCL s
VPP Hold after PROG PROG Width Address to Data Valid ENABLE Low to Data Valid Data Float after ENABLE PROG High to BUSY Low Byte Write Cycle Time 1. Only used in 12-volt programming mode.
tGLGH tAVQV tELQV tEHQZ tGHBL tWC Note:
0
48tCLCL 1.0 2.0 s ms
15
Flash Programming and Verification Waveforms - High-voltage Mode (VPP=12V)
P1.0 - P1.7 P2.0 - P2.4 PORT 0 tAVGL ALE/PROG tSHGL
VPP PROGRAMMING ADDRESS VERIFICATION ADDRESS
tAVQV
DATA IN DATA OUT
tDVGL
tGHDX
tGHAX tGHSL
LOGIC 1 LOGIC 0
tGLGH
EA/VPP tEHSH P2.7 (ENABLE)
(2)
tELQV tGHBL
tEHQZ
P3.4 (RDY/BSY)
BUSY
READY
tWC
Flash Programming and Verification Waveforms - Low-voltage Mode (VPP=5V)
P1.0 - P1.7 P2.0 - P2.4 PORT 0 tAVGL ALE/PROG tSHGL EA/VPP tEHSH P2.7 (ENABLE) tGHBL P3.4 (RDY/BSY)
BUSY READY PROGRAMMING ADDRESS VERIFICATION ADDRESS
tAVQV
DATA IN DATA OUT
tDVGL
tGHDX
tGHAX
tGLGH
LOGIC 1 LOGIC 0
tELQV
tEHQZ
tWC
16
AT89C52
AT89C52
Absolute Maximum Ratings*
Operating Temperature.................................. -55C to +125C Storage Temperature ..................................... -65C to +150C Voltage on Any Pin with Respect to Ground .....................................-1.0V to +7.0V Maximum Operating Voltage ............................................ 6.6V DC Output Current...................................................... 15.0 mA *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
DC Characteristics
The values shown in this table are valid for TA = -40C to 85C and VCC = 5.0V 20%, unless otherwise noted.
Symbol VIL VIL1 VIH VIH1 VOL VOL1 VOH Parameter Input Low-voltage Input Low-voltage (EA) Input High-voltage Input High-voltage Output Low-voltage(1) (Ports 1,2,3) Output Low-voltage (Port 0, ALE, PSEN)
(1)
Condition (Except EA)
Min -0.5 -0.5
Max 0.2 VCC-0.1 0.2 VCC-0.3 VCC+0.5 VCC+0.5 0.45 0.45
Units V V V V V V V V V V V V
(Except XTAL1, RST) (XTAL1, RST) IOL = 1.6 mA IOL = 3.2 mA IOH = -60 A, VCC = 5V 10% IOH = -25 A IOH = -10 A
0.2 VCC+0.9 0.7 VCC
Output High-voltage (Ports 1,2,3, ALE, PSEN)
2.4 0.75 VCC 0.9 VCC 2.4 0.75 VCC 0.9 VCC -50 -650 10 50 300 10 25
VOH1
Output High-voltage (Port 0 in External Bus Mode)
IOH = -800 A, VCC = 5V 10% IOH = -300 A IOH = -80 A
IIL ITL ILI RRST CIO ICC
Logical 0 Input Current (Ports 1,2,3) Logical 1 to 0 Transition Current (Ports 1,2,3) Input Leakage Current (Port 0, EA) Reset Pulldown Resistor Pin Capacitance Power Supply Current
VIN = 0.45V VIN = 2V, VCC = 5V 10% 0.45 < VIN < VCC
A A A K pF mA
Test Freq. = 1 MHz, TA = 25 C Active Mode, 12 MHz Idle Mode, 12 MHz
6.5 100 40
mA
A A
Power-down Mode(1)
VCC = 6V VCC = 3V
Notes:
1. Under steady state (non-transient) conditions, IOL must be externally limited as follows: Maximum IOL per port pin: 10 mA Maximum IOL per 8-bit port: Port 0: 26 mA Ports 1, 2, 3: 15 mA Maximum total IOL for all output pins: 71 mA If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions. 2. Minimum VCC for Power-down is 2V.
17
AC Characteristics
Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other outputs = 80 pF.
External Program and Data Memory Characteristics
12 MHz Oscillator Symbol 1/tCLCL tLHLL tAVLL tLLAX tLLIV tLLPL tPLPH tPLIV tPXIX tPXIZ tPXAV tAVIV tPLAZ tRLRH tWLWH tRLDV tRHDX tRHDZ tLLDV tAVDV tLLWL tAVWL tQVWX tQVWH tWHQX tRLAZ tWHLH Parameter Oscillator Frequency ALE Pulse Width Address Valid to ALE Low Address Hold After ALE Low ALE Low to Valid Instruction In ALE Low to PSEN Low PSEN Pulse Width PSEN Low to Valid Instruction In Input Instruction Hold after PSEN Input Instruction Float after PSEN PSEN to Address Valid Address to Valid Instruction In PSEN Low to Address Float RD Pulse Width WR Pulse Width RD Low to Valid Data In Data Hold After RD Data Float After RD ALE Low to Valid Data In Address to Valid Data In ALE Low to RD or WR Low Address to RD or WR Low Data Valid to WR Transition Data Valid to WR High Data Hold After WR RD Low to Address Float RD or WR High to ALE High 43 200 203 23 433 33 0 123 tCLCL-20 0 97 517 585 300 3tCLCL-50 4tCLCL-75 tCLCL-20 7tCLCL-120 tCLCL-20 0 tCLCL+25 400 400 252 0 2tCLCL-28 8tCLCL-150 9tCLCL-165 3tCLCL+50 75 312 10 6tCLCL-100 6tCLCL-100 5tCLCL-90 0 59 tCLCL-8 5tCLCL-55 10 43 205 145 0 tCLCL-10 127 43 48 233 tCLCL-13 3tCLCL-20 3tCLCL-45 Min Max Variable Oscillator Min 0 2tCLCL-40 tCLCL-13 tCLCL-20 4tCLCL-65 Max 24 Units MHz ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
18
AT89C52
AT89C52
External Program Memory Read Cycle
tLHLL ALE tAVLL PSEN tPLAZ tLLAX PORT 0
A0 - A7
tLLPL
tLLIV tPLIV
tPLPH
tPXAV tPXIZ tPXIX
INSTR IN A0 - A7
tAVIV PORT 2
A8 - A15 A8 - A15
External Data Memory Read Cycle
tLHLL ALE tWHLH PSEN tLLDV tLLWL RD tAVLL PORT 0 tLLAX tRLAZ
DATA IN
tRLRH
tRLDV
tRHDZ tRHDX
A0 - A7 FROM PCL INSTR IN
A0 - A7 FROM RI OR DPL
tAVWL tAVDV PORT 2
P2.0 - P2.7 OR A8 - A15 FROM DPH A8 - A15 FROM PCH
19
External Data Memory Write Cycle
tLHLL ALE tWHLH PSEN tLLWL WR tAVLL PORT 0 tLLAX tQVWX tWLWH
tQVWH
DATA OUT
tWHQX
A0 - A7 FROM PCL INSTR IN
A0 - A7 FROM RI OR DPL
tAVWL PORT 2
P2.0 - P2.7 OR A8 - A15 FROM DPH A8 - A15 FROM PCH
External Clock Drive Waveforms
tCHCX
VCC - 0.5V 0.7 VCC 0.2 VCC - 0.1V 0.45V
tCHCX tCLCH tCHCL
tCLCX tCLCL
External Clock Drive
Symbol 1/tCLCL tCLCL tCHCX tCLCX tCLCH tCHCL Parameter Oscillator Frequency Clock Period High Time Low Time Rise Time Fall Time Min 0 41.6 15 15 20 20 Max 24 Units MHz ns ns ns ns ns
20
AT89C52
AT89C52
.
Serial Port Timing: Shift Register Mode Test Conditions
The values in this table are valid for VCC = 5.0V 20% and Load Capacitance = 80 pF.
12 MHz Osc Symbol tXLXL tQVXH tXHQX tXHDX tXHDV Parameter Serial Port Clock Cycle Time Output Data Setup to Clock Rising Edge Output Data Hold After Clock Rising Edge Input Data Hold After Clock Rising Edge Clock Rising Edge to Input Data Valid Min 1.0 700 50 0 700 Max Variable Oscillator Min 12tCLCL 10tCLCL-133 2tCLCL-117 0 10tCLCL-133 Max Units s ns ns ns ns
Shift Register Mode Timing Waveforms
INSTRUCTION ALE CLOCK 0 1 2 3 4 5 6 7 8
tXLXL tQVXH
WRITE TO SBUF
tXHQX
0 1 2 3 4 5 6 7 SET TI
VALID VALID VALID VALID VALID
OUTPUT DATA CLEAR RI INPUT DATA
tXHDV
VALID VALID
tXHDX
VALID
SET RI
AC Testing Input/Output Waveforms(1)
VCC - 0.5V 0.2 VCC + 0.9V TEST POINTS 0.45V 0.2 VCC - 0.1V
Float Waveforms(1)
V LOAD+ V LOAD V LOAD 0.1V 0.1V
V OL Timing Reference Points V OL +
0.1V
0.1V
Note:
1. AC Inputs during testing are driven at VCC - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at VIH min. for a logic 1 and VIL max. for a logic 0.
Note:
1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded VOH/VOL level occurs.
21
Ordering Information
Speed (MHz) 12 Power Supply 5V 20% Ordering Code AT89C52-12AC AT89C52-12JC AT89C52-12PC AT89C52-12QC AT89C52-12AI AT89C52-12JI AT89C52-12PI AT89C52-12QI 16 5V 20% AT89C52-16AC AT89C52-16JC AT89C52-16PC AT89C52-16QC AT89C52-16AI AT89C52-16JI AT89C52-16PI AT89C52-16QI 20 5V 20% AT89C52-20AC AT89C52-20JC AT89C52-20PC AT89C52-20QC AT89C52-20AI AT89C52-20JI AT89C52-20PI AT89C52-20QI 24 5V 20% AT89C52-24AC AT89C52-24JC AT89C52-24PC AT89C52-24QC AT89C52-24AI AT89C52-24JI AT89C52-24PI AT89C52-24QI Package 44A 44J 40P6 44Q 44A 44J 40P6 44Q 44A 44J 40P6 44Q 44A 44J 40P6 44Q 44A 44J 40P6 44Q 44A 44J 40P6 44Q 44A 44J 40P6 44Q 44A 44J 40P6 44Q Operation Range Commercial (0 C to 70 C)
Industrial (-40 C to 85 C)
Commercial (0 C to 70 C)
Industrial (-40 C to 85 C)
Commercial (0 C to 70 C)
Industrial (-40 C to 85 C)
Commercial (0 C to 70 C)
Industrial (-40 C to 85 C)
Package Type 44A 44J 40P6 44Q 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) 44-lead, Plastic J-leaded Chip Carrier (PLCC) 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) 44-lead, Plastic Gull Wing Quad Flatpack (PQFP)
22
AT89C52
AT89C52
Packaging Information
44A, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flatpack (TQFP) Dimensions in Millimeters and (Inches)*
JEDEC STANDARD MS-026 ACB
12.21(0.478) SQ 11.75(0.458)
44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-018 AC
PIN 1 ID
.045(1.14) X 45
PIN NO. 1 IDENTIFY
.045(1.14) X 30 - 45
.012(.305) .008(.203)
0.80(0.031) BSC
0.45(0.018) 0.30(0.012)
.656(16.7) SQ .650(16.5) .032(.813) .026(.660) .695(17.7) SQ .685(17.4)
.630(16.0) .590(15.0) .021(.533) .013(.330)
.050(1.27) TYP .500(12.7) REF SQ
10.10(0.394) SQ 9.90(0.386) 0 7 1.20(0.047) MAX
.043(1.09) .020(.508) .120(3.05) .090(2.29) .180(4.57) .165(4.19)
0.20(.008) 0.09(.003)
.022(.559) X 45 MAX (3X)
0.75(0.030) 0.45(0.018) 0.15(0.006) 0.05(0.002)
Controlling dimension: millimeters 40P6, 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) 44Q, 44-lead, Plastic Quad Flat Package (PQFP) Dimensions in Millimeters and (Inches)*
JEDEC STANDARD MS-022 AB
2.07(52.6) 2.04(51.8)
PIN 1
13.45 (0.525) SQ 12.95 (0.506) PIN 1 ID
.566(14.4) .530(13.5)
0.80 (0.031) BSC
.090(2.29) MAX .005(.127) MIN
0.50 (0.020) 0.35 (0.014)
1.900(48.26) REF .220(5.59) MAX SEATING PLANE .161(4.09) .125(3.18) .110(2.79) .090(2.29) .065(1.65) .041(1.04) .630(16.0) .590(15.0) 0 REF 15 .690(17.5) .610(15.5)
.065(1.65) .015(.381) .022(.559) .014(.356)
10.10 (0.394) SQ 9.90 (0.386) 2.45 (0.096) MAX 0.17 (0.007) 0.13 (0.005) 0 7
.012(.305) .008(.203)
1.03 (0.041) 0.78 (0.030)
0.25 (0.010) MAX
Controlling dimension: millimeters 23
Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600
Atmel Operations
Atmel Colorado Springs
1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759
Europe
Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697
Atmel Rousset
Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001
Asia
Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369
Japan
Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581
Fax-on-Demand
North America: 1-(800) 292-8635 International: 1-(408) 441-0732
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
BBS
1-(408) 436-4309
(c) Atmel Corporation 1999. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life suppor t devices or systems. Marks bearing
(R)
and/or
TM
are registered trademarks and trademarks of Atmel Corporation. Printed on recycled paper.
0313H-02/00/xM
Terms and product names in this document may be trademarks of others.

▲Up To Search▲

Price & Availability of AT89S52

	To Download AT89S52 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .